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Abstract
Electronic analog to digital converters (EADCs) face serious challenges when the root mean square
timing jitter of the sampling pulse is less than a femtosecond. This restriction limits the maximum
allowable sampling frequency of an EADC. In photonic analog-to-digital conversion (PADC),
using a mode locked laser as a sampling source limits the sampling frequency timing jitter only at
sub-femtosecond levels. The current architectures for PADC use photonic techniques either for
sampling or for quantization. Consequently, current PADC architectures are not suitable for higher
frequency applications because of the limitations of their electronic components. In this paper, the
feasibility of implementing concept architecture for a fully photonic pipelined ADC is analyzed
and evaluated to provide a design for an 8-bit pipelined PADC, the performance of which is
investigated through modeling and simulation. The 8-bit pipelined PADC’s effective number of
bits is shown to be 4.34 bits at 200 gigasample per second.
Keywords: analog to digital converter (ADC), photonic analog-to-digital converter (PADC), data
conversion
(Some figures may appear in colour only in the online journal)
1. Introduction
Digital systems achieve a better dynamic range than analog
systems, and more appropriately interface with other systems
[1], are flexible, more reliable and robust against additive
noise. Data converters such as analog-to-digital converters
(ADCs) and digital-to-analog-converters (DACs) are the
interfaces between the analog and the digital worlds of signal
processing. In general, there are the following known archi-
tectures for electronic ADCs (EADCs): (1) Sigma-Delta, (2)
successive approximation register (SAR), (3) pipelined, (4)
flash, and, (5) folding [2, 3].
Sigma-Delta EADCs have the highest resolution with
sampling rates from k-sample(s) to megasample(s). In the
SAR EADC scheme, the sampling rate must be lower than
the internal clock frequency, which is the key disadvantage of
the SAR EADC architecture. While SAR EADCs are not the
fastest, because of a favorable cost-benefit, the SAR EADC
architecture is common. When latency requirements are
relaxed the pipelined architecture is useful. The pipelined
architecture has the best overall performance and is an
appropriate choice when high performance is required. Flash
EADCs are the fastest single-standing EADC topology, the
operation of which relies on the parallel decision of a number
of comparators, but N-bit conversion needs 2^N – 1 com-
parators. This increase in the number of comparators as N
increases linearly puts an upper limit on resolution and results
in increasingly high power dissipation and input capacitance.
However, a flash EADC is suitable when low resolution is
acceptable and low latency is required. Folding is a technique
where the quantization decision is divided into parts with
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flash sub-ADCs each quantizing a part of the full resolu-
tion [4].
The effective number of bits (ENOB) of the EADCs
based on speed, resolution, and the impact of timing jitter on
the EADC’s performance highlight the technical challenges
facing EADCs such as reducing aperture uncertainty to below
0.1 ps and increasing sampling frequencies beyond 10 GHz
while providing an ENOB of about 6. A photonic ADC
(PADC) is a system that uses photonic technology to digitize
an analog radio frequency (RF) electronic signal, to address
the challenges faced by EADCs, by using mode locked laser
(MLL) pulses with femtosecond timing jitter. PADCs are
promising candidates for realizing over ten Gsample(s) ADCs
with an ENOB about 7 bits [5]. There are four known
architectures for PADC: (1) photonic assisted ADC, (2)
photonic sampling and electronic quantization (PSEQ) ADC,
(3) electronic sampling and photonic quantization (ESPQ)
ADC, and (4) photonic sampling and quantization (PSPQ)
ADCs [6].
In photonic assisted ADC architecture, an RF signal is
modulated onto an optical carrier; an ultra-stable MLL source
switches an electronic track and hold circuit. The advantages
of these systems are: (a) reduced aperture time, (b) high clock
isolation, (c) low clock jitter, (d) optical clock distribution,
[7–13].
In PSEQ techniques, an MLL may be used to sample an
electronic representation of an RF signal and quantization is
performed using a single high rate EADC, [14–16], however,
this system is a photonic assisted EADC. Two major sources
of error in PSEQ ADCs are pulse-to-pulse amplitude fluc-
tuation and timing jitter. This architecture requires that the
modulator response is linear, one way to obtain a linear
response is to use a low modulation index but this often
increases the optical power requirements. Another solution is
to digitize both outputs of a Mach–Zehnder modulator
(MZM) and invert the nonlinear transfer function of the
modulator by post processing, [17–20]. Other key require-
ments are linearity of the photo diode and high-speed EADC
to perform the quantization of the sampled values in the
electrical domain at the same rate as the MLL pulse rate. Path
matching, cross talk, and calibration are also important issues.
In [21], a PSEQ ADC is presented that exploits optical comb
generation for sampling.
In ESPQ techniques, an electronic sample and hold cir-
cuit produces a staircase voltage waveform that is used to
vary the wavelength of a semiconductor laser, then different
optical filters and electronic detectors are used to quantize the
sampled signal, [6]. The main weakness of this technique is
sampling is in the electronic domain so suffers significant
timing jitter. In [22, 23], a cascaded phase modulator system
for high-speed PADCs is reported that utilizes distributed
phase modulation to quantize the signals in the optical
domain based on the architecture in [24]. The spatially dis-
tributed successive approximation register ADC scheme in
[5] is an architecture integrating those of [22–24] to encode an
input analog voltage into the carrier signal phase. This cas-
caded photonic signal processing departs from previous
photonic architectures by dramatically reducing the electronic
ADC hardware complexity, analog signal channel timing, and
synchronization. However, photonic and electronic matching
delays are required to synchronize successive stages in this
feed-forward approach.
In [6], PSPQ techniques are classified into optically
sampled and intensity modulation (OSIM), optically sampled
and angle modulation (OSAM) and optical sigma-delta
modulator techniques. The OSIM and OSAM techniques are
based on PSEQ. The sigma-delta modulator technique toler-
ates low sampling rates but also mixes optical and electronic
techniques.
In this paper, the implementation of a fully photonic
pipelined ADC concept architecture is analyzed and evaluated
to provide a design for a PADC, the performance of which is
investigated through modeling and simulation using Opti-
wave-optisystem and the MATLAB tools environment. The
concept architecture of pipelined ADC is discussed in
section 2. In section 3, an architecture is proposed for a
pipelined PADC and analyzed based on a 2-bit pipelined
PADC design. In section 4, an 8-bit pipelined fully photonic
ADC is presented and its simulated performance compared
with that of state-of-the-art PADCs reported in the literature.
The conclusions are presented in section 5.
2. All-photonic pipelined ADC concept architecture
Wideband analog to digital conversion is a critical problem
encountered in broadband communication and radar systems.
Pipelined architecture ADCs are popular for such applications
due to their sustained high sampling rates, low power con-
sumption, and the linear scaling of their complexity. The term
‘pipelined’ refers to the stage-by-stage processing of an analog
input signal. Pipelined architecture consists of several cascaded
stages and timing circuits, it offers a good trade-off between
conversion rate, resolution and power consumption. The con-
current operation of all pipelined stages makes this architecture
suitable to achieve very high conversion rates. The overall
speed is determined by the speed of a single stage [25].
In figure 1(a), for an M bit output, after the analog input
signal enters the ADC, each subsequent pipelined stage of the
ADC resolves the (M – (J – 1))th bit, 1JM, to be con-
tributed to the final conversion output. Simultaneously, after
each stage has finished quantizing its input sample, it outputs
an analog residue signal that serves as the input to the next
stage. Each stage’s digital decision is then passed to a digital
block that properly retimes the output bits then the final
digital decision is produced.
The block diagram of the pipelined ADC’s Jth stage is
shown in figure 1(b). The input signal is sampled in each
stage. Subsequently, a k-bit flash ADC quantizes the analog
signal and produces a digital decision of k bits. The digital
decision is then fed through a k-bit flash DAC to be re-con-
verted into an analog signal. The summation node takes the
input signal and subtracts the DAC output signal from it. This
difference signal is then fed through a gain stage with gain G
to produce the residue voltage the output of this stage
[26, 27]. This means that all the stages can be implemented
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identically and there is a linear relationship between the
resolution and the required hardware.
However, recent EADC systems still experience pro-
blems such as jitter in the sampling clock, the settling time of
the sample and hold circuit, the speed of the comparator,
mismatches in the transistor thresholds and passive comp-
onent values. The limitations imposed on EADCs by these
factors become more severe at higher frequencies, which is
why pipelined PADCs involving electronic components have
not been proposed. In the next section, a novel architecture
for an all-photonic pipelined ADC is proposed which is
shown to have the potential to overcome the limitations of
pipelined EDAC at higher frequencies.
3. The proposed pipelined PADC architecture
The proposed architecture of a pipelined PADC is depicted in
figure 2. To discuss and analyze the proposed architecture in
detail and evaluate its implementation, the feasibility a 2-bit
pipelined PADC architecture is first considered. At the end of
this section the generic mechanism for the quantization of a
sampled signal at the output of the optical amplifier Ga into N-
bits is presented based on the proposed architecture. As shown
in figure 2, an RF signal, VRF (t) is sampled by a sampling pulse
train Pin (t). The sampled signal Pout (t) is connected to the input
of a 1-bit ADC and the positive input of a subtractor. The 1-bit
ADC quantizes the sampled signal, which generates the most
significant bit (MSB) B2 at the output. Based on pipelined
architecture, the MSB output signal is converted back to analog
form using a 1-bit DAC, the input of which is connected to the
output of the 1-bit ADC. The generated signal at the output of
the 1-bit DAC, P t ,AP2 ( ) is subtracted from the input sampled
signal P t .SP1( ) The resulting signal, P t ,AP1( ) is given by:
P t P t P t . 1AP SP AP1 1 2= -( ) ( ) ( ) ( )
The output signal of the subtractor, P t ,AP1( ) is fed to the second
1-bit ADC, to be quantized as the least significant bit (LSB), B1.
Figure 1. (a) A basic block diagram of a pipelined ADC, (b) pipelined ADC Stage J’s block diagram.
Figure 2. The proposed architecture of a 2-bit PADC.
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To consider the impact of physical impairments very close
to those of a practical realization of the system, a physical
model of the 2-bit PADC system in the optical domain is
shown in figure 2. In the model, the optical pulse is generated
based on the model of a mode locked laser diode (MLLD) [27],
which is fed to a dual drive MZM. In the proposed system, an
MZM is used as a modulator and a sampling component, the
transfer function of which is given by:
P t
P t V t
V2
1 cos , 2out










( ) ( ) ( )
where α is the insertion loss of the modulator, Pout (t) is the
output optical power of Eout (t), which is the modulated elec-
trical field at the output of the MZM and Ein (t) is the input
optical power of Pin (t), which is the amplitude of the electrical
field of the input optical carrier that is generated by the
modelled MLLD and is launched into the MZM input [27],
where Vin (t) is the voltage of an applied RF and DC bias signal
and Vπ is a half-phase voltage [14].
It is assumed in that the electrical field Ein(t) at the input
of the MZM, which is launched by the MLL laser diode, can
be represented by:
E t E i q t
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where (2n + 1) is the number of longitudinal modes oscil-
lating with the qth electrical field amplitude Eq and ω0 denotes
the angular frequency of the electrical field of the optical
carrier, respectively, and Δω is the frequency difference
between two consecutive modes. In equation (3), the elec-
trical field spectral envelope of the qth mode can be

























where ΔωL represents the full wave half maximum (FWHM)
bandwidth. If the number of modes (2n+1) increases
without limit, the series of equation (3) can be approximated
by an integral:
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The field amplitude EA(t) is seen to be proportional to the
Fourier transform of the spectral amplitude Eq. E tA
2 ( ) and
correspondingly the optical pulse power can be approximated
by a Gaussian function of time which can be written as











⎠⎟( ) ( ) ( )
where 2 ln 2t w= D( ) and p0 is the optical pulse peak
power. Note that 2 2 ln 2pt tD = ( ) is the FWHM time
duration of the MLL pulse.
Figure 3. Photonic signal quantization block for the 8-Bit PADC deployment.
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Figure 4. FFT of the 8-Bit ADC output of a single tone input sampled: (a) at 40 GHz of sampling frequency for a 10 GHz input RF signal.
(b) At 200 GHz of sampling frequency for a 50 GHz input RF signal. (c) at 320 GHz of sampling frequency for a 120 GHz input RF signal.
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Figure 5. FFT of the 8-Bit ADC output of two-tone inter-modulation at 93 and 94 GHz for a 320 GHz sampling frequency.
Figure 6. ENOB versus: (a) input signal frequency for different sampling frequencies, (Fs). (b) Sampling frequency for different input signal
frequencies (Fin).
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It is assumed a sample single tone RF carrier VRF (t) can
be given by:
V t A t. sin 7c cRF w=( ) ( ) ( )
and
V t V V t , 8in DC RF= +( ) ( ) ( )
where Ac and ωc are the amplitude and the frequency values
of the RF carrier, and VDC is the bias voltage of the MZM,
respectively, and all parameters are constant.
The MZM in the concept architecture of figure 2 samples
the input electrical RF signal VRF(t) and modulates it onto the
optical carrier. Substituting equations (6) and (8) in (2), the





1 cos sin , 9cout
ina w= + +( ) ( ) { [ ( )]} ( )








Regardless of the magnitude of VRF (t), the lowest harmonic
distortion is achieved at the quadrature operating point of the









1 sin sin . 10cout
ina w= -( ) ( ) [ { ( )}] ( )
By using the Bessel function [7], to expand the element inside
of the brackets of equation (10), the output optical power can
be expressed as:
P t P t J U k t
2












⎦⎥( ) ( ) { ( ) [( ) ]}
( )
where Jk (U) denotes the first kind Bessel function for any
integer k.
J U U k d
1
cos sin . 12k
0òp q q q= -
p
( ) ( ) ( )
As the higher order first kind Bessel functions can be ignored,
equation (9) can be approximated by
P t J U t P t
2
1 2 sin . 13cout 1 in
a
w@ -( ) [ ( ) ( )] ( ) ( )
By selecting a proper modulation index (U), equation (13) can
clearly express intensity modulation and the optical pulse
envelope of the RF signal modulated onto the MLL optical
carrier. Equation (13) can be expressed as
P t K P t K t P tsin , 14cout 1 in 2 inw@ +( ) ( ) ( ) ( ) ( )
where K1 2=
a and K J U .2 1a= - ( )
As the amplitude of the optical Gaussian sampling pulse
train p0 is constant, considering the width of the MLL optical
pulse (Δτp) in comparison with the period of the sample RF
signal ( 2c ct p w= / ) when ,p ct tD  the optical pulse can be
Figure 7. PADC waveforms: (a) the analog input signal, (b) the MLLD generated pulse train, (c) the sampled signal at the MZM output.
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approximated as an impulse sampling train. Therefore, the
first term of equation (13) is approximately constant over time
Δτp. Therefore, the first term of equation (14) is constant. By
considering the second term of equation (14), at the mth
sampling instant τm, the peak of the output optical power of
the MZM P mout t¢ ( ) can be approximated by
P K P sin . 15m c mout 2 0t w t¢ @( ) ( ) ( )
The amplified sample sequence is split into two parts SP1
and SP2. The amplifier with gain Ga1 is used to compensate
the power division proportion rate of the splitter and the
insertion losses of the splitter and the MZM by pre-amplify-
ing the samples at the output of the MZM. The symmetrically
split power of the splitter outputs can be given by:










( ) ( ) ( ) ( )
As shown in figure 2, the output signals of the splitter are fed
to a fully optical pipelined quantization block. The quanti-
zation block has the following sub-blocks: optical hard lim-
iters (OHLs), [28], a 1-Bit PDAC and an optical subtractor,
which are discussed in [29, 30]. The two splitter outputs
correspond to the number of quantization bits. The SP2
power, PSP2 (τm), is fed to the input of OHL2 to perform the
quantization of the MSB Bit2. The OHL2 threshold level has
been setup based on the half-magnitude of the full-scale
amplitude of the corresponding electrical field at the output of
the splitter, which is proportional to the corresponding input
electrical signal amplitude. Comparing the input signal power
PSP2 (τm) with the threshold level power P ,th Bit2‐ the corresp-
















If the input signal power PSP2 (τm) was greater than
P ,th Bit2‐ then the corresponding output bit PBit2 (τm) is ‘one =
Ph’, otherwise it is equal to ‘zero = Pl’. OHL2 has two
possible outputs L2 and WC2. The wavelength of output WC2
is identical to the input wavelength λ0 andWC2 is used for the
quantization process. However, the output WC2 passes
through a 1-bit DAC. The 1-bit DAC is a key component of
the proposed PADC. This architecture includes an optical
amplifier and a Gaussian filter. The combination of these two
components performs the 1-Bit DAC task. In this model, the
amplifier gain Ga2 is setup based on the quantization thresh-
old of the predecessor quantized bit, Bit2. The gain Ga2 of the
Figure 8. The digital data generated at the PADC’s output by sampling a 55 GHz RF signal at 200 GHz: (a)–(h) Bit8-Bit1.
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amplifier is close to the ratio of Ph and Pth Bit2‐ , in dB so Ga2
can be given as:
G dB P dB P dB . 19a h th Bit2 2= -( ) ( ) ( ) ( )‐
The 1-Bit PDAC is a tuneable block that depends on the
sampling rate of the PADC and its parameters, such as its
amplifier gain, and on the optical bandpass filter (OBPF)
bandwidth having been setup properly; for each sampling
frequency region there is a suitable set point at which the
PADC gives its best achievable performance.
To quantize the LSB of the PADC, Bit1, the output
power of the 1-bit PDAC is subtracted from P t .SP1( ) The
power magnitude of the output of the WC2 of the OHL2,
P ,DP m2 t( ) is approximately equal to P mBit2 t( ) but their wave-
lengths are different. Therefore, the powers at the outputs of
the 1-Bit PDAC can be given by
P G P. , 20AP m a mBit2 2 2t t=( ) ∣ ( )∣ ( )
P P P . 21AP m SP m AP m1 1 2t t t= -( ) ( ) ( ) ( )
The output of the subtractor is fed into OHL1 to quantize the
amplitude of the pulse representation of Bit1. The output L1
represents Bit1 at the wavelength λ1. Therefore, comparing
the input signal power PAP m1 t( ) with the threshold level power

















If the input signal power to OHL1, P ,AP m1 t( ) was greater than
P ,mth Bit1 t( )‐ then the corresponding output bit P mBit1 t( ) is
‘one=Ph’, otherwise it is equal to ‘zero=P1’.
Based on the above analysis a concept of an all-photonic
architecture for pipelined PSPQ ADC for N-Bit quantization
can be proposed. As shown in figure 2, in the concept
architecture an MZM electro-optical modulator (EOM) sam-
ples an input RF signal using an MLLD generated pulse train.
The optical power of the sampled pulses is split into N levels
using a symmetrical optical splitter, where N denotes the
number of quantization bits instead of the two levels of
figure 2, the split signals are then fed to a photonic signal-
processing subsystem for quantization and wavelength con-
version operations. A flowchart of the quantization process
was presented in [30]. At the first stage of the quantization
process, in which the number of the stages is equal to the
number of quantization bits N, the stage number S is equal to
‘1’. For quantization of the MSB the received signal from
output number ‘N’ of a symmetrical splitter SP_out(M) is
identified by the generic number ‘M’ which is equal to ‘N’ at
this stage. This output optical signal is compared with a
reference quantization level equal to ‘2(M – S) *A’, where A’
Figure 8. (Continued.)
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is a constant parameter. If the signal power square is greater
than or equal to ‘2(M – S) *A’, the output quantization bit is
‘1’, otherwise, it is ‘0’. This process would be performed
using an OHL block. As in the pipelined architecture the
quantized bits must be converted back into the analog
domain, in stage number ‘(M – S)’ the converted back analog
signals from stages ‘N’ to ‘(M – S+1)’ of the process are
subtracted from the input of the split output signal SP_out
(M – S), then the given signal is compared with ‘2(M – S) *A’.
The quantization process is repeated in parallel ‘N’ times to
quantize each sampled optical signal into ‘N’ bits.
4. Discussion of the PADC functionality and
performance
In this section, an 8-bit PADC is based on the concept archi-
tecture that was discussed in section 2 is evaluated. Using
optiwave-optisystem and MATLAB simulation tools, the pro-
posed PADC architecture is modelled and simulated, its func-
tionality is demonstrated, and its performance is investigated.
With respect to figure 2, for changing the 2-bit PADC archi-
tecture to an 8-bit PADC, the digitized optical signal’s power at
the output of optical amplifier Ga1 is split into 8 channels by
replacing the 1×2 splitter with a 1×8 splitter. Each output of
the splitters, SPi (where i= 1, 2K, 8.) is fed to a photonic signal
quantization block as shown in figure 3. In this system, a data
recovery (DR) block is used to synchronize all functions with
the MLLD sampling pulses. The DR block is discussed in detail
in [31]. One output of each 1×2 splitter is a digitized output of
the PADC and the other output is connected at each stage to the
input of a 1-bit PDAC. To obtain each bit of lower significance,
it is necessary to subtract all bits of higher significance con-
verted back to analog values from the corresponding sampled
signal, the output of each 1-bit PDAC is split into (i – 1) outputs,
where i indicates the significance of each bit. For example, for
the bit3 quantization stage, the coupler number 3, (C3), needs to
subtract SP3 from the output signals of S7 to S4. The sampling
pulse is generated using a modeled MLLD and sampling, the
EOM is a dual driven MZM with splitting ratio 1.3, bias voltage
1 –2.8 V and bias voltage 2 1.1 V. The sampled optical signal at
the output of the MZM is amplified using an optical amplifier
with gain Ga=6 dB and noise figure of 4 dB, the bandwidth of
the OBPF of the 1-bit PDAC is 4 nm at 1545 nm. Furthermore,
the gain of Ga2-i (where i=2, 3, K, 8) is based on the sig-
nificance of the corresponding bit. In the simulated model,
Ga2-8=22 dB, Ga2-7=10 dB, Ga2-6=4 dB, Ga2-5=1.8 dB,
Ga2-4=−2.3 dB, Ga2-3=−10 dB, and Ga2-2=−19 dB.
Figure 4 shows the simulated output spectrum of the
proposed 8-Bit PADC in the presence of MLLD timing jitter
and optical amplifiers’ amplified spontaneous emission noise,
which is discussed in [29]. The performance of the 8-Bit
PADC is evaluated at a 200 GHz sampling frequency for
single tone RF inputs at different frequencies. As shown in
figure 4(a), the amplitude of the output sampled single tone
RF input at 10 GHz is about −1.7 dB and the maximum spur
signal magnitude is about −44 dB, therefore, the SFDR is
42.3 dBc and the SNDR about 29.18 dB. According to this
SNDR, the ENOB of the 8-bit PADC is 4.55. As shown in
figure 4(b), the amplitude of the output sampled single tone
RF input at 50 GHz is about −1 dB and the maximum spur
signal magnitude is about −35 dB, therefore, the SFDR is 34
dBc and the SNDR about 27.94 dB. According to this SNDR,
the ENOB of the 8-bit PADC is 4.34. Furthermore, for a 120
GHz single tone RF input at a 320 GHz sampling frequency,
as shown in figure 4(c), the fundamental signal amplitude is
−0.1 dB and the strongest spur signal magnitude is about
−23.8 dB which gives a SFDR of about 23.7 dBc and a
SNDR of about 18.3 dB and an ENOB of about 2.74.
Figure 5 enables the impact of two-tone inter-modulation
distortion on the performance of the proposed 8-bit PADC to
be assessed. It is investigated by considering two individual
single tone RF signals with a very small frequency difference
and examining the FFT amplitude of the inter-modulation
distortion at the output of the PDAC. In this assessment, two
single tones at frequencies 93 and 94 GHz are sampled at 320
GHz. The FFT amplitude of the output gives the magnitude of
the fundamental signals and the harmonics distortion. The
signal amplitude at 93 GHz is about −0.5 and −0.4 dB at 94
GHz, whereas the distortion spurs signal amplitude is about
−17.74 dB. That shows the inter-modulation distortion (IM3)
is about 17.24 dB.
Table 1. A comparison of PADCs.
References Type of results Year ENOB Sampling frequency (GHz) Input frequency (GHz) Architecture
[9] Experimental 2003 3.5 40 — Photonic assisted
[32] Experimental 2008 7 40 — PSEQ
[33] Experimental 2009 10.2 25 — Photonic assisted
[34] Experimental 2006 <4 — — PSEQ
[35] Experimental 2009 7 41 — PSEQ
[36] Experimental 2012 3.5 — 10 PSEQ
[22] Experimental 2007 4.1 — 2.2 PSEQ
[23] Experimental 2008 4.3 — 2.5 PSEQ
[5] Simulated 2012 3.45 40 2.5 PSEQ
[37] Simulated 2009 8 40 — PSEQ
[21] Experimental 2016 3.4 20 — PSEQ
This work Simulated 2018 4.34 200 50 All-photonic pipelined
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To access the performance of the PADC, the ENOB of
the PADC is considered for different sampling frequencies
and different input RF signals. The tuning of the PADC is
performed by tuning the bandwidth of the OBPF of the 1-Bit
PDAC block and its amplifier gain, Ga2-j, where j=1, 2, K,
8. Figure 6(a) shows the variation in the ENOB for a single
tone input RF signal at different sampling frequencies (Fs).
This figure demonstrates that the PADC’s performance is
better than for other sampling frequencies over the frequency
range of interest around a sampling frequency of 360 GHz.
To demonstrate the physical functionality of the 8-bit
PADC, a sample waveform is generated. Figure 7(a) shows a
sample RF signal with 55 GHz fundamental frequency that is
sampled with MLLD generated pulses with 200 GHz repeti-
tion rate. The MLLD pulses train is given in figure 7(b) and
the sampled signal in figure 7(c).
The quantized output bits of the PADC shown in
figures 8(a)–(h), respectively, correspond to Bit8 to Bit1 of the
PADC. As shown in this figure, each sample of the optical signal
of figure 7(c) is quantized into 8 bits that correspond to the time
of sampling of the original signal. Therefore, corresponding to
the 10 sampling times that are shown in figure 7(b), the fol-
lowing digitized data is generated at the output of the PADC, the
first to tenth samples are quantized to ‘11111111’, ‘01111111’,
‘01111111’, ‘11111111’, ‘01111111’, ‘01111111’, ‘11111111’,
‘00011111’, ‘11111111’ and ‘00011111’, respectively.
The amplitude fluctuation of the digital output is related
to the flatness of the OHL’s transfer function for high values
of frequency, [30]. Table 1 compares the performance of
different reported architectures with that of the proposed
PADC showing it to be much faster while providing an
acceptable ENOB. Some of the source works reported the
sampling frequency, whereas the others reported the analog
input signal frequency. Unlike previously reported archi-
tectures the proposed architecture is fully optical in so far as
the input optical signal is not converted to an electrical signal
at any point in its processing, furthermore, the output of the
proposed architecture is binary with no need to post process
in the electronic domain.
5. Conclusions
In this paper, the feasibility of implementing concept archi-
tecture for a fully photonic pipelined ADC (PADC) has been
analyzed and evaluated to provide a design for an 8-bit
PADC, which is fully optical in both signal sampling and
quantization, the output of which is binary with no need for
post processing in the electronic domain.
The system simulation results show the proposed PADC’s
performance over a sampling frequency bandwidth of about 90
GHz. For a sampling frequency of around 400 GHz, the ENOB
is approximately flat for an RF input of 78 GHz, the perfor-
mance in terms of the ENOB provided at a 200 GHz sampling
frequency is about 4.34 bits. Based on the ongoing develop-
ment in photonic integrated circuit technology, the proposed
architecture could be a suitable and cost-effective candidate
for a high performance PADC for applications such as radio
over fiber in the near future. The main barriers to the imple-
mentation of this scheme are the implementation of a suitable
OHL and optical mathematical components such as subtractors
and adders, architectures for which have been proposed
[28, 30].
ORCID iDs
S R Abdollahi https://orcid.org/0000-0002-9171-0037
References
[1] Walden R H 1999 Analog-to-digital converter survey and
analysis IEEE J. Sel. Areas Commun. 17 539–50
[2] Reed J H 2002 Software Radio: A Modern Approach to Radio
Engineering (Upper Saddle River, NJ: Pearson Education)
[3] Bin L, Rondeau T W, Reed J H and Bostion C W 2005
Analog-to-digital converters IEEE Signal Process. Mag. 22
69–77
[4] Markel K K and Wilson A L 2003 A survey of high
performance analog-to digital converters for defence space
applications IEEE Proc. Aerospace Conf. vol 5 pp 2415–27
[5] Nazarathy M and Shaham O 2012 Spatially distributed
successive approximation register (SDSAR) photonic ADCs
based on phase-domain quantization Opt. Express 20
7833–69
[6] Valley G C 2007 Photonic analog-to-digital converters Opt.
Express 15 1955–82
[7] Korenev B G 2002 Bessel Functions and their Applications
(London: Taylor and Francis)
[8] Urata R, Takahashi R, Sabnis V A, Miller D A B and Harris J S
2003 Ultrafast optoelectronic sample and hold using low-
temperature-grown GaAs MSM IEEE Photonics Technol.
Lett. 15 724–6
[9] Urata R, Nathawad L Y, Takahashi R, Ma K, Miller D A B,
Wooley B A and Harris J S 2003 Photonic A/D conversion
using low-temperature-grown GaAs MSM switches
integrated with Si-CMOS J. Lightwave Technol. 21 3104–14
[10] Nathawad L Y, Urata R, Wooley B A and Miller D A B 2003
A 40 GHz-bandwidth, 4-bit, time-interleaved A/D converter
using photoconductive sampling IEEE J. Solid-State
Circuits 38 2021–30
[11] Ma K, Urata R, Miller D A B and Harris J S 2004 Low-
temperature growth of GaAs on Si used for ultrafast
photoconductive switches IEEE J. Quantum Electron. 40
800–4
[12] Pease R F, Ioakeimidi K, Aldana R and Leheny R 2003
Photoelectronic analog-to-digital conversion using miniature
electron optics: basic design considerations J. Vac. Sci.
Technol. 21 2826–9
[13] Ioakeimidi K, Leheny R F, Gradinaru S, Bolton P R, Aldana R,
Ma K, Clendenin J E, Harris J S and Pease R F W 2005
Photoelectronic analog-to-digital conversion: sampling and
quantizing at 100 Gs/s IEEE Trans. Microw. Theory Tech.
53 336–42
[14] Cox C H III 2004 Analog Optical Links (Cambridge:
Cambridge University Press)
[15] Agrawal G P 1997 Fiber-Optic Communication Systems (New
York: Wiley) pp 336–43
[16] Meng X 2004 Designing high dynamic range microwave
photonic links for radio applications Fiber Integr. Opt. 2
31–56
11
J. Opt. 20 (2018) 095803 S R Abdollahi et al
[17] Helkey R 1999 Narrow-band optical A/D converter with
suppressed second-order distortion IEEE Photonics Technol.
Lett. 11 599–601
[18] Twichell J C and Helkey R 2000 Phase-encoded optical
sampling for analog-to-digital converters IEEE Photonic
Technol. Lett. 12 1237–9
[19] Ralston D, Metzger A, Kang Y, Asbeck P and Yu P 2000
Highly linear photoreceiver design for application to
ultrahigh bandwidth photonic A/D converters Proc. SPIE
4112 132–40
[20] Clark T R, Currie M and Matthews P J 2001 Digitally
linearized wide-band photonic link J. Lightwave Technol. 19
172–9
[21] Peng H et al 2016 20 GS/s photonic analog-to-digital
converter using optical comb based on an optoelectronic
oscillator CLEO Conf. (Optical Society of America) JTu5A
[22] Li W, Zhang H, Wu Q, Zhang Z and Yao M 2007 All-optical
analog-to-digital conversion based on polarization-
differential interference and phase modulation IEEE
Photonics Technol. Lett. 19 625–7
[23] Wu Q, Zhang H, Yao M and Zhou W 2008 All-optical analog-
to-digital conversion using inherent multiwavelength phase
shift in LiNbO3 phase modulator IEEE Photonics Technol.
Lett. 20 1036–8
[24] Taylor H F 1979 An optical analog-to-digital converter—
design and analysis IEEE J. Quantum Electron. 15 210–6
[25] Yang Q and Wu X 2010 Power optimization for pipeline ADC
via systematic automation design Proc. Int. Multi Conf. of
Engineers and Computer Scientists (IMECS) vol 2 pp 1–6
[26] Ye F, Cheng L, Lin K and Ren J 2010 An 80 MS/s 14-bit
pipelined ADC featuring 83 dB SFDR Analog Integr.
Circuits Signal Process. 63 503–8
[27] Abdollahi S R, Al-Raweshidy H S and Owens T J 2015 Mode
locked laser diode modelling for designing a photonic
analogue-to-digital converter IEEE Conf. on Advances in
Wireless and Optical Communications (RTUWO) pp 42–5
[28] Abdollahi S R, Al-Raweshidy H S and Owens T J 2017 An
optical hard-limiter for all-optical signal processing 19th Int.
Conf. on Modelling and Simulation
[29] Abdollahi S R, Al-Raweshidy H S and Owens T J 2016
Binary-weighted photonic digital-to-analogue converter IET
Optoelectron. 11 20–8
[30] Abdollahi S R, Al-Raweshidy H S, Ahmadinia A and
Nilavalan R 2011 An all-photonic digital radio over fiber
architecture IEEE Swedish Communication Technologies
Workshop, Swe-CTW 2011 pp 62–7
[31] Abdollahi S R, Al-Raweshidy H S and Owens T J 2014 Data
regeneration for an all-photonic digital radio over fibre IET
Optoelectron. 8 256–63
[32] Kim J, Park M J, Perrott M H and Kartner F 2008 Photonic
subsampling analog-to-digital conversion of microwave
signals at 40 GHz with higher than 7-ENOB resolution Opt.
Express 16 16509–15
[33] Reibel1 R R, Harrington1 C, Dahl J, Ostrander C, Roos P A,
Berg T, Mohan R K, Neifeld M A and Babbitt W R 2009
Demonstrations of analog-to-digital conversion using a
frequency domain stretched processor Opt. Express 17
11281–6
[34] Ikeda K, Abdul J M, Tobioka H, Inoue T, Namiki S and
Kitayama K 2006 Design considerations of all-optical A/D
conversion: nonlinear fiber-optic sagnac-loop
interferometer-based optical quantizing and coding
J. Lightwave Technol. 24 2618–28
[35] Yang S, Shi Z, Chi H, Zhang X, Zheng S, Jin X and Yao J
2009 Photonic analog-to-digital conversion using multiple
comparators and Mach–Zehnder modulators with identical
half-wave voltages Opt. Commun. 282 504–7
[36] Khilo A et al 2012 Photonic ADC: overcoming the bottleneck
of electronic jitter Opt. Express 20 4454–69
[37] Peng Y, Zhang H, Wu Q, Fu X, Zhang Y and Yao M 2009 A
novel proposal of all-optical analog-to-digital conversion with
unbalanced MZM and filter array Proc. 15th Asia-Pacific
Conf. on Communications (APCC) vol 115 pp 485–6
[38] Jalali-Farahani B and Meruva A 2009 A 14-b 32 MS/s
pipelined ADC with fast convergence comprehensive
background calibration Analog Integr. Circuits Signal
Process. (Berlin: Springer) vol 61 pp 65–74
[39] Han Y, Boyraz O and Jalali B 2004 Real-time A/D conversion
at 480 Gsample/s using the phase diversity photonic time-
stretch system IEEE Int. Topical Meeting on Microwave
Photonics pp 186–9
[40] Wright S, Mason I M and Wilson M G F 1974 High-speed
electro-optic analogue-digital conversion Electron. Lett. 10
508–9
12
J. Opt. 20 (2018) 095803 S R Abdollahi et al
